mirrors/gnss-sdr
1
0
Fork 0
mirror of https://github.com/gnss-sdr/gnss-sdr synced 2024-11-17 23:34:56 +00:00
Code Issues Releases Wiki Activity
5,782 Commits 7 Branches 21 Tags 211 MiB
8c86431e9b
Commit Graph

3986 Commits

Author SHA1 Message Date
Carles Fernandez
35c42c41d7
Stop the Labsat_Signal_Source when the end of file is reached. This allows to use this source for automated testing. 
Now the block also accepts directly *.ls2 names in filename parameter

Remove samples parameter, it was not used. This source reads the full file(s).

Make labsat23_source constructor private, so only the smart pointer wrapper can be called
 2019-04-12 12:59:57 +02:00
Marc Majoral
9f80eaf0ff code cleanup 2019-04-12 11:36:30 +02:00
Marc Majoral
a628ad5906 removed FPGA dummy read 2019-04-12 10:03:57 +02:00
Marc Majoral
692978f66b updated the PLL/DLL initialisation according to the latest changes in dll_pll_veml_tracking.cc 2019-04-11 11:44:00 +02:00
Marc Majoral
19e46a2ebf Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-04-10 19:53:45 +02:00
Marc Majoral
1a3305fc5b static cast 2019-04-10 19:40:34 +02:00
Marc Majoral
2555f26238 use of d_preamble_length_symbols 2019-04-10 17:18:27 +02:00
Marc Majoral
824dcebec2 immediate call to state 2 (Wide tracking and symbol synchronization) removed from pull-in state. 2019-04-10 16:53:03 +02:00
Marc Majoral
91f509abf9 write the code phase rate and the nco phase rate parameters in the FPGA 2019-04-10 11:31:34 +02:00
Carles Fernandez
b315118654
Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into next 2019-04-10 08:29:34 +02:00
Javier Arribas
a79280d029 FPGA compilation error fix 2019-04-09 20:01:30 +02:00
Carles Fernandez
74bedb6367
Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into next 2019-04-09 18:34:07 +02:00
Javier Arribas
5673533e5a Common reception time now is not reasigned when the reference satellite has changed, thus, avoiding discontinuities 2019-04-09 17:56:03 +02:00
Javier Arribas
1d059dda15 Removing debug code 2019-04-09 17:49:46 +02:00
Javier Arribas
141e101363 Bug fix that restores the acquisition and tracking destructor calls due to circular smart pointer references 2019-04-09 17:39:48 +02:00
Javier Arribas
226edca17c Improving tracking loop filter initialization 2019-04-09 17:36:05 +02:00
Marc Majoral
19184da0f9 The FPGA multicorrelator interrupt is enabled only once when a satellite is assigned to a particular channel. Until now the interrupt was automatically disabled by the interrupt handler of the uio driver and the multicorrelator code had to re-enable it every time. This change saves CUP cycles for real-time operation. It requires that the code that disables the interrupt in the uio driver interrupt handler is commented out. 2019-04-09 16:03:31 +02:00
Javier Arribas
2290a75eeb Relaxing resampler low pass filter for automatic acquisition resampler 2019-04-09 12:01:01 +02:00
Marc Majoral
2da2fa12e3 removed some non-used variables and some non-used instructions. Changed the initialisation of d_current_prn_length_samples to vector_length, instead of T_prn_mod_samples 2019-04-09 11:23:30 +02:00
Carles Fernandez
e0da44f606
Fix detection of python mako if installed with Macports 2019-04-09 02:27:50 +02:00
Carles Fernandez
cc162dac9e
Code cleaning 2019-04-08 11:14:41 +02:00
Marc Majoral
4d530b0ce4 updated fft-ifft ref exponents 2019-04-05 15:59:40 +02:00
Marc Majoral
6696e378c5 updated the reference value for the gain of the fft-ifft 2019-04-05 15:15:02 +02:00
Marc Majoral
6979e561b8 Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-04-04 19:55:56 +02:00
Marc Majoral
ff024e7292 cleaned unused code and added some comments. 2019-04-04 19:55:02 +02:00
Marc Majoral
eda3f21fb9 added the reading of the high_dyn parameter in the tracking adapter modules + added max_num_acqs parameter for the FPGA acquisition. 2019-04-04 16:10:29 +02:00
Javier Arribas
89c8f3eac9 Improving tracking plot script 2019-04-03 16:04:09 +02:00
Javier Arribas
02db271011 Set default Galileo E1 VE and VL correlator spacing to 0.5 2019-04-03 15:28:56 +02:00
Javier Arribas
fdf86ef75b Adjusting the optimal bandwidth for the automatic acquisition resampler in GPS L1 and L2C 2019-04-03 15:27:26 +02:00
Javier Arribas
bd22ef5153 Improving DLL discriminators implementation 2019-04-03 15:25:40 +02:00
Marc Majoral
d8e8b8a5a0 solved a bug in the E1 data code generation optimization 2019-04-03 10:21:16 +02:00
Marc Majoral
553946fb65 moved the setting of the flags for the writing of the local code to the initialization, to save cpu cycles during tracking. 2019-04-02 20:36:48 +02:00
Marc Majoral
a6110eb334 moved the calculations related to the local code that is specific to the FPGA to the initialisation phase of the tracking modules to save clock cycles during real-time tracking. 2019-04-02 18:46:37 +02:00
Marc Majoral
db05be36d1 removed non essential instructions in start_tracking() function and moved them to set_gnss_synchro (which is called with a valid PRN before starting an acquisition of a new channel) 2019-04-02 15:53:16 +02:00
Marc Majoral
5bc7a778e9 commented out the old DLL and PLL filters in the tracking modules + removed some old not used code in the acquisition that was already commented out. 2019-04-02 13:10:09 +02:00
Carles Fernandez
ae7686d4ad
Fix reading of environment variables 2019-04-02 03:31:46 +02:00
Carles Fernandez
8bce979242
Clean scripts. Prevent in-tree build 2019-04-02 02:41:20 +02:00
Marc Majoral
edac9923ae updated the tracking code loop filter, the carrier filter and the d_Prompt circular buffer. 2019-04-01 12:38:45 +02:00
Javier Arribas
dc6876e1c9 Adding null sinks to unconnected signal conditioners automatically to enable partial use of multichannel sources 2019-03-29 17:36:05 +01:00
Javier Arribas
dff91e1216 Improving Flexiband signal source multichannel configuration options 2019-03-29 17:34:06 +01:00
Marc Majoral
fb38247273 updated the tracking adapters and added new FPGA tracking correlator parameters according to what is implemented in the SW tracking correlator. 2019-03-28 12:30:57 +01:00
Marc Majoral
3098ca1a48 added the reception of messages from the telemetry module to the FPGA tracking modules. 2019-03-27 16:59:04 +01:00
Marc Majoral
3249f55029 Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-03-27 12:38:43 +01:00
Marc Majoral
4164d28abf solved a bug: the acquisition device driver was not properly closed if double acquisition was enabled and the second acquisition was not successful. 2019-03-27 12:35:36 +01:00
Marc Majoral
47b405f92d commented out debug messages that increase the time between accquisition and tracking 2019-03-27 11:57:31 +01:00
Carles Fernandez
0f2e350d3c
Apply code formatting 2019-03-26 23:05:18 +01:00
Carles Fernandez
b6cb3c6a08
Move Beidou acq tests to extra, since they need binary files. Make those files downloadable from Sourceforge 2019-03-26 23:04:08 +01:00
Carles Fernandez
77851e5589
BeiDou B3I bug fixes (credits to dmiralles2019) 2019-03-26 22:34:08 +01:00
Damian Miralles
1a2d90a8f1
bds_b3i: fixing bugs in pvt computation 2019-03-26 22:15:31 +01:00
Marc Majoral
58a0de006e corrected comment 2019-03-26 16:41:20 +01:00
Marc Majoral
63cee0e63b In order to reduce the CPU workload, the FPGA acquisition does not close and open the device driver in between the first and the second acquisition anymore. 2019-03-26 16:35:19 +01:00
Marc Majoral
cbc8131677 optimized the computation of FPGA acquisition doppler shift and dopper step registers 
removed unnecessary function call
 2019-03-26 16:22:49 +01:00
Marc Majoral
9d7f8be4ef Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-03-26 12:30:36 +01:00
Marc Majoral
2b46c79ba7 optimized the process of computing and writing the fft of the local code to the acquisition HW accelerator. 
The writing of the local code is still performed by processor instructions in a loop.
THe FPGA L2 classes were updated accordingly.
 2019-03-26 12:26:08 +01:00
Marc Majoral
905a85670c currently optimizing the FPGA-related code 2019-03-25 19:45:54 +01:00
Carles Fernandez
41036c1538
Fix kernel 2019-03-24 19:53:51 +01:00
Carles Fernandez
d8f1e4b437
Increase required accuracy in 32-bit rotator_dot_prod test results 2019-03-24 19:35:53 +01:00
Carles Fernandez
441ff637eb
Fix AVX implementation 
Samples that are remanent from num_points / 16 were not adecuately integrated
 2019-03-24 13:50:12 +01:00
Carles Fernandez
1b0697fdf9
Simplify script 2019-03-23 12:59:49 +01:00
Carles Fernandez
b0f971fc56
Remove wrong lines from old script 2019-03-23 11:31:53 +01:00
Marc Majoral
2bae20d2fd Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 
added second acquisition to reduce the time between acquisition and tracking when using the FPGA
moved the process of writing of the tracking local code to the HW accelerator from the start_tracking() function to the set_gnss_synchro() function (this is only applicable for the FPGA case)
there was a bug in the computation of the tracking starting position for the L1/E1 band when using the FPGA, only high sample counter values (>31 bits) were affected, due to a uint64_t*float mult.
 2019-03-22 19:03:46 +01:00
Javier Arribas
c877e74565 -Adding more FPGA helpers to channel operations 2019-03-22 18:11:45 +01:00
Javier Arribas
f9b450bc80 Adding channel modifications for FPGA acceleration 2019-03-22 16:03:09 +01:00
Carles Fernandez
cb59c1cc83
Fix bug in MacOS when BeiDou was enabled in rtklib.h 
The BLAS and LAPACK implementations that come with the Accelerate Framework (soft-linked in /usr/bin) caused a random crash when exiting the program, only if the variable ENABDS was set. This bug disappears when linking to the libraries that Homebrew or Macports install, or when manually downloaded, built and installed by the user
 2019-03-22 11:00:13 +01:00
Carles Fernandez
33403dedea Fix high_dynamics correlator 2019-03-21 21:10:56 +01:00
Carles Fernandez
6a17a33d6f
Expose more tracking parameters to the configuration: filters order, FLL usage, pull-in time 2019-03-21 19:21:39 +01:00
Carles Fernandez
446d3baf32
Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into next 2019-03-20 20:56:47 +01:00
Carles Fernandez
88b60aa6b1 Remove unused includes 2019-03-20 18:08:39 +01:00
Carles Fernandez
f3d91bbd38 Remove unused includes 2019-03-20 18:00:37 +01:00
Marc Majoral
e6b661494c moved to 16 bits per local code. 2019-03-20 16:59:32 +01:00
Javier Arribas
55b1f316ed Removing gnuradio block inheritance in FPGA acquisition 2019-03-20 16:57:50 +01:00
Marc Majoral
6da82535ba Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-03-20 16:35:55 +01:00
Carles Fernandez
8a52c20e28 Add missing override keyword 2019-03-20 15:44:59 +01:00
Javier Arribas
0be8c657de Reducing the latency in the acquisition to tracking transition 2019-03-20 15:13:17 +01:00
Carles Fernandez
994f192636
Fix warning if put_time is not present 2019-03-19 21:11:21 +01:00
Carles Fernandez
10d73da839
Fix typo 2019-03-19 20:39:23 +01:00
Carles Fernandez
c8d27eb97c
Move contructor to the beginning of the file 2019-03-19 20:37:42 +01:00
Carles Fernandez
296d6d66c9
Move constants to implementation, fix typos in comments 2019-03-19 20:16:59 +01:00
Carles Fernandez
4bc4fb9988
Remove misleading comment 2019-03-19 19:53:51 +01:00
Carles Fernandez
5d423f3c59
Fix overflow 2019-03-19 19:51:54 +01:00
Javier Arribas
16ead9c613 Removing innecessary usleep 2019-03-19 18:18:44 +01:00
Marc Majoral
a24d26f427 set the default sampling frequency of the HW source to 12.5 Msps and the default bandpass bandwidth to 12.5 MHz + other minor changes 2019-03-19 10:14:09 +01:00
Carles Fernandez
3cd1e70706
Fix defects detected by Coverity Scan 2019-03-19 07:53:21 +01:00
Carles Fernandez
7fae75380f
Fix run-tests: disconnect internal async channels in destructor 2019-03-18 22:59:47 +01:00
Carles Fernandez
620f0ab77e
Remove clang-format label 2019-03-18 22:23:51 +01:00
Javier Arribas
df46cdeb65
Add missing message ports to trackings 2019-03-18 21:49:59 +01:00
Carles Fernandez
2afcbb7803
Fix warning 2019-03-18 21:47:36 +01:00
Javier Arribas
cac6fa7f84 Add missing message ports to trackings 2019-03-18 21:35:55 +01:00
Carles Fernandez
2f14432067
Apply formatting 2019-03-18 19:50:02 +01:00
Carles Fernandez
b0c19c03f3
Apply formatting 2019-03-18 19:41:41 +01:00
Marc Majoral
bef7e42fb9 Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-03-18 19:37:19 +01:00
Javier Arribas
48180c967a
Replacing PLL/DLL fixed order loop filters with DLL/PLL/FLL order-configurable filters. Adding PLL false lock protection by using telemetry validation flag 2019-03-18 19:35:40 +01:00
Carles Fernandez
597ef26092
Minor fixes 2019-03-18 19:28:35 +01:00
Carles Fernandez
04bbfd3203
Improve readability 2019-03-18 19:21:33 +01:00
Javier Arribas
28786d5393 Replacing PLL/DLL fixed order loop filters with DLL/PLL/FLL order-configurable filters. Adding PLL false lock protection by using telemetry validation flag 2019-03-18 16:28:49 +01:00
Carles Fernandez
52c69073ac
Apply clang-tidy fixes 2019-03-18 09:10:00 +01:00
Carles Fernandez
ed9aaf86ce
Fix building, apply formatting 2019-03-18 08:43:38 +01:00
Damian Miralles
10910269f4
Merge branch 'next' into bds_b3i. Keep code up to date 2019-03-17 18:58:44 -05:00
Damian Miralles
5a4227507d
bds_b3i: fixing code with clang format 2019-03-17 18:57:45 -05:00
Damian Miralles
3136817737
bds_b3i: Adding BeiDou B3I PVT computation 2019-03-17 18:49:06 -05:00