mirrors/gnss-sdr
1
0
Fork 0
mirror of https://github.com/gnss-sdr/gnss-sdr synced 2024-12-16 05:00:35 +00:00
Code Issues Releases Wiki Activity
5,008 Commits 7 Branches 21 Tags 211 MiB
54237770a6
Commit Graph

48 Commits

Author SHA1 Message Date
Carles Fernandez
54237770a6
Apply fixes by clang-tidy 2018-12-10 22:59:10 +01:00
Carles Fernandez
3dce8934fd
Apply fixes by clang-tidy 2018-12-10 19:05:12 +01:00
Carles Fernandez
5b79f8ac50 Merge branch 'next' into smart_acq_resampler 2018-12-10 14:24:42 +01:00
Carles Fernandez
5f79053d65
Sort includes automatically with clang-format 
Order:
1.- Main header
2.- Local headers
3.- Third-party library headers
4.- System headers

each category sorted lexicographically
 2018-12-09 22:00:09 +01:00
Javier Arribas
63b19692e7 Completing the smart acquisition resampler 2018-12-05 16:50:32 +01:00
Javier Arribas
4b80451630 Adding initial functional changes for the smart acquisition resampler 2018-12-03 17:58:18 +01:00
Carles Fernandez
87d1413447
Make cmakelint happier 2018-11-24 18:40:34 +01:00
Carles Fernandez
b0ba246934
Apply some style rules to CMake scripts 2018-11-22 00:35:21 +01:00
Carles Fernandez
78c0b76cb9
Avoid use of GLOB for source and header files 2018-10-04 22:35:44 +02:00
Carles Fernandez
4a2ba1cff0
Improve handling of data types 2018-08-13 00:54:23 +02:00
Carles Fernandez
05a1806c8f
Merge branch 'fpga' of https://github.com/mmajoral/gnss-sdr into merge-marc 2018-08-11 12:56:52 +02:00
Carles Fernandez
4404516289
Add more extensive use of cstdint typenames 2018-08-11 11:42:07 +02:00
Marc Majoral
f14ad930d5 declared the 64-bit variables as long long ints instead of long ints in the FPGA related files. 
Variables declared as long ints are interpreted as 32-bit variables in the ARM architecture and 64-bit variables in the X86-64 architecture.
 2018-08-10 16:42:53 +02:00
Marc Majoral
b1524a3afe implemented 64-bit global sample counter 
started programming the FPGA tracking unit tests
 2018-08-10 13:12:06 +02:00
Marc Majoral
b1a7031e52 solved some bugs in GPS L5 
removed check for sign in multicorrelator results: this is not necessary anymore
did some other minor maintenances
 2018-08-07 18:56:54 +02:00
Marc Majoral
7e246dea29 Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2018-08-01 18:59:40 +02:00
Marc Majoral
bb33faea21 improved existing code 
started the GPS L2 FPGA class implementation (not finished yet)
implemented the GPS L5 FPGA class (not tested yet)
implemented the Galileo E5 FPGA class (not tested yet)

The code is still "dirty": it is yet to be cleaned of debug comments/code and any possible redundant code and not used variables.
 2018-08-01 15:55:40 +02:00
Carles Fernandez
ee90b739b5
Add coherent integration for GPS L2C, L5 and Galileo E1 2018-07-15 04:12:20 +02:00
Carles Fernandez
0352108a79
Accept non-integer number of samples per code period 2018-07-13 14:23:14 +02:00
Carles Fernandez
6b67037fed Add first-to-second peak statistic 2018-07-09 17:56:47 +02:00
Carles Fernandez
895f8dc75a
Expose the blocking_on_standby parameter to the documentation. Useful for unit testing 2018-06-29 13:39:17 +02:00
Javier Arribas
b0eb9f3aac Adding a parameter to allow the acquisition engine to block the samples flow in stanby mode, very useful in unit testing (disabled by default) 2018-06-28 17:39:37 +02:00
Carles Fernandez
559a9a7c43
Fix problem caused by hdf5 when saving concurrently 
Only one acquisition channel info is stored in dump file if dump is activated. New configuration parameter dump_channel, set to 0 by default.
Name of Matlab variable changed from gird to acq_grid to not overlap Matlab command.
 2018-06-24 11:05:58 +02:00
Carles Fernandez
df667b8432 Fix constructor 2018-06-19 14:56:40 +02:00
Carles Fernandez
423176de7b Replace acq configuration struct by a class 2018-06-19 12:59:54 +02:00
Carles Fernandez
ebd8b46e51 Remove if parameter from Acquisition and Tracking blocks 2018-06-06 17:25:03 +02:00
Carles Fernandez
0d60d97c24
Use https instead of http in links when available 
Update copyright year in headers
 2018-05-13 22:49:11 +02:00
Carles Fernandez
0494d9b5a8
Avoid claah between volk and volk_gnsssdr defines 2018-04-30 20:58:53 +02:00
mmajoral
4433c0c6be Minor code cleaning. 2018-04-30 11:59:56 +02:00
mmajoral
512bf3f4cf Created a generic gnuradio block acquisition class for the FPGA. 2018-04-27 20:00:50 +02:00
Javier Arribas
8e59a42ae2 Merge Next with FPGA. Adding software-defined emulation of the sample counter 2018-04-06 17:03:20 +02:00
Carles Fernandez
aefcb8dac1 Replace C-style cast by C++ style 2018-03-28 16:04:00 +02:00
Carles Fernandez
040204d23a Cleaning 2018-03-28 15:20:01 +02:00
Carles Fernandez
0400034d14 Fix typos detected by codespell 2018-03-25 19:47:28 +02:00
Carles Fernandez
34f24562cf Apply automated code formatting 
Documented at .clang-format
See http://clang.llvm.org/docs/ClangFormat.html and http://clang.llvm.org/docs/ClangFormatStyleOptions.html
 2018-03-03 02:03:39 +01:00
Javier Arribas
288dd481e7 Updating FPGA acquisition modules 2018-03-02 12:23:10 +01:00
Carles Fernandez
eecfd10875 Replace C-style casts by C++ casts 2017-08-19 20:05:52 +02:00
Carles Fernandez
61f8df3586 Replace some C-style cast by static_cast<>() 
See https://stackoverflow.com/questions/1609163/what-is-the-difference-between-static-cast-and-c-style-casting
 2017-08-18 12:45:47 +02:00
Carles Fernandez
9bfef0e05a Fix CMake scripts to use Ninja https://ninja-build.org/ 
cmake -DCMAKE_CXX_COMPILER=clang++ -DCMAKE_C_COMPILER=clang -GNinja .. && ninja
 2017-06-21 08:54:47 +02:00
mmajoral
9a7bd7ffb4 adopted code style + did some code refactoring 2017-06-08 17:29:45 +02:00
mmajoral
b89f718f20 updated checklists and removed a debug printout 2017-05-31 10:08:34 +02:00
mmajoral
90ac5938dc all the class elements are initialized in the constructor 2017-05-24 10:03:58 +02:00
mmajoral
cbe20c0920 refactoring code 2017-05-18 17:10:28 +02:00
Carles Fernandez
76c3f7b3b5 Remove blank lines 2017-05-09 11:47:37 +02:00
Carles Fernandez
74f08ede2f Remove some warnings 2017-05-08 23:03:42 +02:00
mmajoral
de2043ca00 cleaned the acquisition code that runs in the Zynq SoC, cleaned some tracking files that run in the Zynq SoC as well. 2017-05-08 17:03:27 +02:00
mmajoral
28058000de set up the receiver to work with the FPGA 2017-05-05 17:08:49 +02:00
mmajoral
9195740d8a acquisition gps unit test for the FPGA. The code is currently being cleaned 2017-05-05 16:14:27 +02:00