mirrors/gnss-sdr
1
0
Fork 0
mirror of https://github.com/gnss-sdr/gnss-sdr synced 2024-12-15 20:50:33 +00:00
Code Issues Releases Wiki Activity
8,629 Commits 7 Branches 21 Tags 211 MiB
6e368622e2
Commit Graph

5856 Commits

Author SHA1 Message Date
Marc Majoral
6e368622e2 Prefer initialization to assignment in constructors 2022-05-30 09:02:22 +02:00
Marc Majoral
a1a4666399 Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga_ad-fmcomms5_compatibility 2022-05-23 17:52:34 +02:00
Marc Majoral
8131bdffc5 perform fmComms5 specific mult-chip sync configuration 2022-05-20 16:54:00 +02:00
Marc Majoral
da47cadcff fix ad9361_manager comments 2022-05-19 15:49:50 +02:00
Marc Majoral
923398fa5e fixed disable_ad9361_rx_local 2022-05-19 15:33:56 +02:00
Carles Fernandez
592ba0325d
Fix clang-format job 2022-05-19 15:10:34 +02:00
Jean-Michel Friedt
c7f3994683
add XTRX gain setting and reading (osmocom source) 2022-05-19 15:00:29 +02:00
Carles Fernandez
587c281d75
Merge branch 'fix-glonass-ext-correlator' of https://github.com/vladisslav2011/gnss-sdr into vladisslav2011-fix-glonass-ext-correlator 2022-05-19 12:45:47 +02:00
Marc Majoral
ab310a367a fix gain_rx2 2022-05-18 18:04:43 +02:00
Marc Majoral
6b9941dd13 fix the configuration of the second AD9361 when it is present 2022-05-17 19:29:02 +02:00
Marc Majoral
4e37fa45ad fix AD9361 configuration 2022-05-17 15:40:43 +02:00
Javier Arribas
9ef62fadb8 Adding Over-the-Wire sample format config option for the UHD source 2022-05-17 14:53:25 +02:00
Vladisslav P
9b210485c7 Fix GLONASS extended correlator 
1. Emit a message from preamble detection branch from telemetry decoder
2. Connect flowgraph message ports to pass the message from telemetry
decoder block to a dll-pll-c-aid-tracking block
3. Name message ports correctly as the massage is passed in samples, not
seconds

Signed-off-by: Vladisslav P <vladisslav2011@gmail.com>
 2022-05-17 13:40:30 +03:00
Marc Majoral
38ed8ced4e configure the AD9361 digital filter on a per RX-channel basis. Keep the LO is the same for all RX channels in the same device. 2022-05-17 10:49:13 +02:00
Carles Fernandez
0dbecdaa80
Use naming as in HAS SIS ICD 1.0, document sources 2022-05-15 13:43:59 +02:00
Marc Majoral
a1d8d8c19d make the ad9361_manager functions flexible to allow the use of two AD9361 devices when using the FPGA. 2022-05-13 18:12:25 +02:00
Carles Fernandez
c99d5d2b97
Merge branch 'next' into ssr 2022-05-12 22:00:48 +02:00
Carles Fernandez
0804429f2c
Merge branch 'next' into galileo-e6 2022-05-12 21:09:18 +02:00
Carles Fernandez
4297667ffa
Set HAS SIS ICD reference 2022-05-12 21:09:11 +02:00
Carles Fernandez
f9cac92c66
Update signal labels in SSR messages 2022-05-12 21:00:04 +02:00
Marc Majoral
c2141f99fb update the AD9361 in_voltage1_hardwaregain only if the gain mode is set to manual 2022-05-12 17:53:27 +02:00
Carles Fernandez
06315477c3
Merge branch 'next' into ssr 2022-05-12 17:05:57 +02:00
Marc Majoral
e6f3222e4a make the FPGA ad9361 signal source config_ad9361_rx_local function compatible with the AD-FMCOMMS5 analog front-end 2022-05-10 09:53:27 +02:00
Carles Fernandez
8b99459c82
Merge branch 'fix-glonass-velocity-bug' of https://github.com/vladisslav2011/gnss-sdr into vladisslav2011-fix-glonass-velocity-bug 2022-05-08 20:39:41 +02:00
Vlad P
361c3b9166 Fix large glonass velocity error 
Use d_carrier_frequency_hz to store carrier+doppler and
d_carrier_doppler_hz to store just doppler shift.
Rename d_carrier_doppler_old_hz to d_carrier_frequency_old_hz.
Update calculations.

Signed-off-by: Vlad P <vladisslav2011@gmail.com>
 2022-05-03 23:53:27 +03:00
Marc Majoral
c3ec1074db make cmakelint happy 2022-04-29 12:45:35 +02:00
Marc Majoral
916b12eef6 fix code for 32-bit processor architecture 2022-04-29 12:16:48 +02:00
Marc Majoral
d346e763f8 use std::array 2022-04-29 10:41:44 +02:00
Marc Majoral
ea172f0d36 move all DMA control to Fpga_DMA class 2022-04-28 22:33:29 +02:00
Marc Majoral
e740244a63 removed the code that was commented out and the file headers that were not used 2022-04-28 21:24:15 +02:00
Marc Majoral
4244944814 fix filename0 and filename1 assignment 2022-04-28 19:09:26 +02:00
Marc Majoral
efbbdc6987 Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fix_FPGA_IP_address_ranges 2022-04-28 18:43:43 +02:00
Marc Majoral
3f8e22b255 added support for the Xilinx dma-proxy driver when using 64-bit processor architectures. 2022-04-28 18:41:31 +02:00
Carles Fernandez
08889f238b
Make use of CMAKE_CURRENT_SOURCE_DIR, improve maintainability 2022-04-27 16:18:51 +02:00
Carles Fernandez
2b30b95a8f
Merge branch 'dedup' of https://github.com/orlando017/gnss-sdr into orlando017-dedup 2022-04-27 00:08:24 +02:00
Will Silberman
f8c3b41796 Add types/ to CMakeLists.txt. Delete duped files between asn-supl/ and asn-rrlp. 2022-04-26 14:56:03 -07:00
Will Silberman
5163d89bcb Remove unused 'using' statements 
Signed-off-by: Will Silberman <wsilberm@google.com>
 2022-04-21 10:06:19 -07:00
Carles Fernandez
bba80cb920
Merge release0017 branch 2022-04-20 14:24:28 +02:00
Carles Fernandez
bc7dcccd93
Bump version number to 0.0.17 2022-04-20 14:02:56 +02:00
Marc Majoral
d3bd4ed626 Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fix_FPGA_IP_address_ranges 2022-04-19 15:55:30 +02:00
Marc Majoral
337c9c7d1f set the FPGA page size to 0x1000 for compatibility with the FPGA IP cores compiled for the ZynqMP 2022-04-19 15:53:00 +02:00
Carles Fernandez
a9f11692e0
Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into next 2022-04-15 10:45:41 +02:00
Carles Fernandez
7ac77f123f
Update URLs 2022-04-14 19:33:02 +02:00
Carles Fernandez
f38cfb7e43 Raise max CMake version to 3.23 2022-04-06 11:57:39 +02:00
Carles Fernandez
55daf9322f Fix folder name for GPSTk library to lib 2022-04-06 11:27:50 +02:00
Carles Fernandez
01ba6a1503
Remove alias 2022-04-06 08:19:13 +02:00
Carles Fernandez
7b78d2e058
Fix linking of GPSTk 2022-04-06 00:14:43 +02:00
Carles Fernandez
0f7f163f89
Fix linking of GPSTk 2022-04-05 22:35:45 +02:00
Carles Fernandez
5f7e1e21f6
Fix linking of GPSTk 2022-04-05 21:50:43 +02:00
Carles Fernandez
54b2d718fc
Fix linking of GPSTk 2022-04-05 20:56:57 +02:00