2018-08-02 15:32:59 +00:00
|
|
|
/*!
|
2019-02-27 12:30:09 +00:00
|
|
|
* \file dll_pll_conf_fpga.h
|
|
|
|
* \brief Class that contains all the configuration parameters for generic
|
|
|
|
* tracking block based on a DLL and a PLL for the FPGA.
|
|
|
|
* \author Marc Majoral, 2019. mmajoral(at)cttc.cat
|
2018-08-02 15:32:59 +00:00
|
|
|
* \author Javier Arribas, 2018. jarribas(at)cttc.es
|
|
|
|
*
|
|
|
|
* Class that contains all the configuration parameters for generic tracking block based on a DLL and a PLL.
|
|
|
|
*
|
2020-07-28 14:57:15 +00:00
|
|
|
* -----------------------------------------------------------------------------
|
2018-08-02 15:32:59 +00:00
|
|
|
*
|
2020-12-30 12:35:06 +00:00
|
|
|
* GNSS-SDR is a Global Navigation Satellite System software-defined receiver.
|
2018-08-02 15:32:59 +00:00
|
|
|
* This file is part of GNSS-SDR.
|
|
|
|
*
|
2020-12-30 12:35:06 +00:00
|
|
|
* Copyright (C) 2010-2020 (see AUTHORS file for a list of contributors)
|
2020-02-08 00:20:02 +00:00
|
|
|
* SPDX-License-Identifier: GPL-3.0-or-later
|
2018-08-02 15:32:59 +00:00
|
|
|
*
|
2020-07-28 14:57:15 +00:00
|
|
|
* -----------------------------------------------------------------------------
|
2018-08-02 15:32:59 +00:00
|
|
|
*/
|
|
|
|
|
2020-02-08 09:10:46 +00:00
|
|
|
#ifndef GNSS_SDR_DLL_PLL_CONF_FPGA_H
|
|
|
|
#define GNSS_SDR_DLL_PLL_CONF_FPGA_H
|
2018-08-02 15:32:59 +00:00
|
|
|
|
2020-02-19 23:07:03 +00:00
|
|
|
#include "configuration_interface.h"
|
2018-08-11 10:56:52 +00:00
|
|
|
#include <cstdint>
|
2018-08-02 15:32:59 +00:00
|
|
|
#include <string>
|
|
|
|
|
2020-11-01 12:37:19 +00:00
|
|
|
/** \addtogroup Tracking
|
|
|
|
* \{ */
|
|
|
|
/** \addtogroup Tracking_libs
|
|
|
|
* \{ */
|
|
|
|
|
|
|
|
|
2018-08-02 15:32:59 +00:00
|
|
|
class Dll_Pll_Conf_Fpga
|
|
|
|
{
|
|
|
|
public:
|
2020-02-19 23:07:03 +00:00
|
|
|
Dll_Pll_Conf_Fpga();
|
2020-06-29 07:07:41 +00:00
|
|
|
void SetFromConfiguration(const ConfigurationInterface* configuration, const std::string& role);
|
2019-07-17 16:01:27 +00:00
|
|
|
|
2020-02-19 23:07:03 +00:00
|
|
|
/* DLL/PLL tracking configuration */
|
2021-10-11 13:13:12 +00:00
|
|
|
std::string device_name{"/dev/uio"};
|
|
|
|
std::string dump_filename{"./dll_pll_dump.dat"};
|
2019-03-28 11:30:57 +00:00
|
|
|
|
2021-10-11 13:13:12 +00:00
|
|
|
double fs_in{12500000.0};
|
|
|
|
double carrier_lock_th{0.0};
|
2020-06-23 07:47:58 +00:00
|
|
|
|
2021-10-11 13:13:12 +00:00
|
|
|
float pll_pull_in_bw_hz{50.0};
|
|
|
|
float dll_pull_in_bw_hz{3.0};
|
|
|
|
float fll_bw_hz{35.0};
|
|
|
|
float pll_bw_hz{5.0};
|
|
|
|
float dll_bw_hz{0.5};
|
|
|
|
float pll_bw_narrow_hz{2.0};
|
|
|
|
float dll_bw_narrow_hz{0.25};
|
|
|
|
float early_late_space_chips{0.25};
|
|
|
|
float very_early_late_space_chips{0.5};
|
|
|
|
float early_late_space_narrow_chips{0.15};
|
|
|
|
float very_early_late_space_narrow_chips{0.5};
|
|
|
|
float slope{1.0};
|
|
|
|
float spc{0.5};
|
|
|
|
float y_intercept{1.0};
|
|
|
|
float cn0_smoother_alpha{0.002};
|
|
|
|
float carrier_lock_test_smoother_alpha{0.002};
|
2019-08-28 14:19:36 +00:00
|
|
|
|
2021-10-11 13:13:12 +00:00
|
|
|
uint32_t pull_in_time_s{10U}; // signed integer, when pull in time is not yet reached it has to be compared against a negative number
|
|
|
|
uint32_t bit_synchronization_time_limit_s{70U};
|
|
|
|
uint32_t vector_length{0U};
|
|
|
|
uint32_t smoother_length{10U};
|
|
|
|
uint32_t code_length_chips{0U};
|
|
|
|
uint32_t code_samples_per_chip{0U};
|
|
|
|
uint32_t extend_fpga_integration_periods{1};
|
|
|
|
uint32_t fpga_integration_period{0};
|
2020-06-23 07:47:58 +00:00
|
|
|
|
2021-10-11 13:13:12 +00:00
|
|
|
int32_t fll_filter_order{1};
|
|
|
|
int32_t pll_filter_order{3};
|
|
|
|
int32_t dll_filter_order{2};
|
|
|
|
int32_t extend_correlation_symbols{1};
|
|
|
|
int32_t cn0_samples{0};
|
|
|
|
int32_t cn0_min{0};
|
|
|
|
int32_t max_code_lock_fail{0};
|
|
|
|
int32_t max_carrier_lock_fail{0};
|
|
|
|
int32_t cn0_smoother_samples{200};
|
|
|
|
int32_t carrier_lock_test_smoother_samples{25};
|
2020-06-23 07:47:58 +00:00
|
|
|
// int32_t max_lock_fail;
|
|
|
|
|
2021-10-11 13:13:12 +00:00
|
|
|
int32_t* ca_codes{nullptr};
|
|
|
|
int32_t* data_codes{nullptr};
|
2020-06-23 07:47:58 +00:00
|
|
|
|
2021-10-11 13:13:12 +00:00
|
|
|
char signal[3]{};
|
|
|
|
char system{'G'};
|
2020-06-23 07:47:58 +00:00
|
|
|
|
2021-10-11 13:13:12 +00:00
|
|
|
bool extended_correlation_in_fpga{false};
|
|
|
|
bool track_pilot{true};
|
|
|
|
bool enable_doppler_correction{false};
|
|
|
|
bool enable_fll_pull_in{false};
|
|
|
|
bool enable_fll_steady_state{false};
|
|
|
|
bool carrier_aiding{true};
|
|
|
|
bool high_dyn{false};
|
|
|
|
bool dump{false};
|
|
|
|
bool dump_mat{true};
|
2018-08-02 15:32:59 +00:00
|
|
|
};
|
|
|
|
|
2020-11-01 12:37:19 +00:00
|
|
|
|
|
|
|
/** \} */
|
|
|
|
/** \} */
|
|
|
|
#endif // GNSS_SDR_DLL_PLL_CONF_FPGA_H
|