mirrors/gnss-sdr
1
0
Fork 0
mirror of https://github.com/gnss-sdr/gnss-sdr synced 2024-12-16 21:20:34 +00:00
Code Issues Releases Wiki Activity
5,875 Commits 7 Branches 21 Tags 211 MiB
7467f94164
Commit Graph

574 Commits

Author SHA1 Message Date
Carles Fernandez
8d424a13b6
Replace boost::filesystem by std::experimental::filesystem when the later is available 2019-06-12 20:39:29 +02:00
Javier Arribas
e7517dc86d Removing superseded GPS tracking block. Carrier Aiding is now included in unified tracking 2019-06-11 10:11:20 +02:00
Carles Fernandez
ca6b4b545b
Replace Boost::filesystem by std::filesystem if C++17 support is available 2019-06-10 21:41:13 +02:00
Javier Arribas
be5ffe6b67 Implementation of Differential Arctangent Discriminator for FLL 2019-05-15 17:38:45 +02:00
Carles Fernandez
9d36199901 Trim CN0 smoother parameters. Add it to the FPGA block 2019-04-25 15:30:11 +02:00
Carles Fernandez
50d4db9c05 Add a simple CN0 smoother 2019-04-25 08:50:21 +02:00
Carles Fernandez
7fc8d53508
Remove double assignment. Fixes #266 2019-04-14 13:01:59 +02:00
Marc Majoral
9f80eaf0ff code cleanup 2019-04-12 11:36:30 +02:00
Marc Majoral
692978f66b updated the PLL/DLL initialisation according to the latest changes in dll_pll_veml_tracking.cc 2019-04-11 11:44:00 +02:00
Marc Majoral
19e46a2ebf Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-04-10 19:53:45 +02:00
Marc Majoral
1a3305fc5b static cast 2019-04-10 19:40:34 +02:00
Marc Majoral
2555f26238 use of d_preamble_length_symbols 2019-04-10 17:18:27 +02:00
Marc Majoral
824dcebec2 immediate call to state 2 (Wide tracking and symbol synchronization) removed from pull-in state. 2019-04-10 16:53:03 +02:00
Javier Arribas
226edca17c Improving tracking loop filter initialization 2019-04-09 17:36:05 +02:00
Marc Majoral
2da2fa12e3 removed some non-used variables and some non-used instructions. Changed the initialisation of d_current_prn_length_samples to vector_length, instead of T_prn_mod_samples 2019-04-09 11:23:30 +02:00
Marc Majoral
ff024e7292 cleaned unused code and added some comments. 2019-04-04 19:55:02 +02:00
Marc Majoral
db05be36d1 removed non essential instructions in start_tracking() function and moved them to set_gnss_synchro (which is called with a valid PRN before starting an acquisition of a new channel) 2019-04-02 15:53:16 +02:00
Marc Majoral
5bc7a778e9 commented out the old DLL and PLL filters in the tracking modules + removed some old not used code in the acquisition that was already commented out. 2019-04-02 13:10:09 +02:00
Marc Majoral
edac9923ae updated the tracking code loop filter, the carrier filter and the d_Prompt circular buffer. 2019-04-01 12:38:45 +02:00
Marc Majoral
3098ca1a48 added the reception of messages from the telemetry module to the FPGA tracking modules. 2019-03-27 16:59:04 +01:00
Marc Majoral
905a85670c currently optimizing the FPGA-related code 2019-03-25 19:45:54 +01:00
Marc Majoral
2bae20d2fd Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 
added second acquisition to reduce the time between acquisition and tracking when using the FPGA
moved the process of writing of the tracking local code to the HW accelerator from the start_tracking() function to the set_gnss_synchro() function (this is only applicable for the FPGA case)
there was a bug in the computation of the tracking starting position for the L1/E1 band when using the FPGA, only high sample counter values (>31 bits) were affected, due to a uint64_t*float mult.
 2019-03-22 19:03:46 +01:00
Marc Majoral
6da82535ba Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-03-20 16:35:55 +01:00
Carles Fernandez
3cd1e70706
Fix defects detected by Coverity Scan 2019-03-19 07:53:21 +01:00
Javier Arribas
df46cdeb65
Add missing message ports to trackings 2019-03-18 21:49:59 +01:00
Carles Fernandez
2afcbb7803
Fix warning 2019-03-18 21:47:36 +01:00
Marc Majoral
bef7e42fb9 Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-03-18 19:37:19 +01:00
Javier Arribas
48180c967a
Replacing PLL/DLL fixed order loop filters with DLL/PLL/FLL order-configurable filters. Adding PLL false lock protection by using telemetry validation flag 2019-03-18 19:35:40 +01:00
Carles Fernandez
ed9aaf86ce
Fix building, apply formatting 2019-03-18 08:43:38 +01:00
Damian Miralles
3136817737
bds_b3i: Adding BeiDou B3I PVT computation 2019-03-17 18:49:06 -05:00
Damian Miralles
dc65760122
bds_b3i: Updating branch with new changes from upstream repo 2019-03-12 10:54:17 -05:00
Damian Miralles
2b4a395dc8 bds_b3i: merging new changes, fixing D2 decoding bug 2019-03-07 09:38:49 -06:00
Carles Fernandez
9ce827437c Improve includes (IWYU) 2019-03-06 16:10:18 +01:00
Carles Fernandez
502bf32d83 Improve includes (IWYU) 2019-03-06 14:36:51 +01:00
Damian Miralles
de964d4a77 bds_b3i: fixing bug in b1i for d2 decoding 2019-03-05 16:00:26 -06:00
Carles Fernandez
3f4a1dba09
Remove unused include 2019-03-05 12:53:27 +01:00
Carles Fernandez
c82c7225dd Improve includes with the aid of include-what-you-use (IWYU) 
See rationale at https://github.com/include-what-you-use/include-what-you-use/blob/master/docs/WhyIWYU.md
 2019-03-05 08:59:04 +01:00
Carles Fernandez
e7ea5c1fdd
Remove superfluous 'using google::LogMessage' 2019-03-03 13:39:35 +01:00
Damian Miralles
16e66834fa bds_b3I: trying to fix bug with b1i pvt 2019-03-01 15:16:37 -06:00
Carles Fernandez
fcfe63ba08
Fix defects detected by coverity scan 2019-03-01 20:49:45 +01:00
Damian Miralles
9ccb86dac6 Merge branch 'next' into bds_b3i 2019-03-01 13:29:10 -06:00
Damian Miralles
8782fcba69 bds_b3i: merging new changes, fixing small bugs 2019-03-01 13:28:21 -06:00
Carles Fernandez
df0a77ee0d
Fix warnings 
more protection on read/write failures and some code cleaning
 2019-03-01 10:11:36 +01:00
Carles Fernandez
7c71ed9404
Merge branch 'fpga' of https://github.com/gnss-sdr/gnss-sdr into merge-fpga 
Applied checks and formatting
 2019-02-28 21:45:30 +01:00
Marc Majoral
ea86546d99 implemented double acquisition for the FPGA 2019-02-28 20:49:35 +01:00
Carles Fernandez
e6d2776f1b Replace std::deque by faster boost::circular_buffer 2019-02-28 14:10:44 +01:00
Marc Majoral
c32e0b427a coding style + removed some unnecessary memory arrays in the FPGA E5A tracking adapter class. 2019-02-27 17:27:31 +01:00
Marc Majoral
a03ed571e6 replaced int and unsigned int by int32_t and uint32_t 
removed some unused variables
 2019-02-27 14:37:07 +01:00
Marc Majoral
8d770d9be9 more code cleaning 
removed some non used variables
 2019-02-27 13:30:09 +01:00
Marc Majoral
cf0a37300a Merge branch 'next' of https://github.com/gnss-sdr/gnss-sdr into fpga 2019-02-25 19:21:00 +01:00