mirrors/gnss-sdr
1
0
Fork 0
mirror of https://github.com/gnss-sdr/gnss-sdr synced 2024-11-10 20:10:05 +00:00
Code Issues Releases Wiki Activity

Fix FPGA-related CMakefile flags

Browse Source
This commit is contained in:
Marc Majoral 2024-07-24 13:22:03 +02:00
parent f2acb7dc2f
commit 468e840eb1
No known key found for this signature in database
GPG Key ID: 4CC7BE8C367C596C
3 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/algorithms/signal_source/adapters/CMakeLists.txt
View File

@ -167,7 +167,7 @@ target_include_directories(signal_source_adapters
${GNSSSDR_SOURCE_DIR}/src/core/interfaces ${GNSSSDR_SOURCE_DIR}/src/core/interfaces
) )
if(ENABLE_FPGA) if(ENABLE_FPGA OR ENABLE_AD9361)
target_link_libraries(signal_source_adapters target_link_libraries(signal_source_adapters
PUBLIC PUBLIC
signal_source_libs signal_source_libs

4
src/algorithms/signal_source/libs/CMakeLists.txt
View File

@ -29,7 +29,7 @@ if(ENABLE_DMA_PROXY)
set(OPT_SIGNAL_SOURCE_LIB_HEADERS ${OPT_SIGNAL_SOURCE_LIB_HEADERS} fpga_dma-proxy.h) set(OPT_SIGNAL_SOURCE_LIB_HEADERS ${OPT_SIGNAL_SOURCE_LIB_HEADERS} fpga_dma-proxy.h)
endif() endif()
if(ENABLE_AD9361 OR ENABLE_MAX2771) if((ENABLE_FPGA AND ENABLE_AD9361) OR ENABLE_MAX2771)
set(OPT_SIGNAL_SOURCE_LIB_SOURCES ${OPT_SIGNAL_SOURCE_LIB_SOURCES} fpga_buffer_monitor.cc) set(OPT_SIGNAL_SOURCE_LIB_SOURCES ${OPT_SIGNAL_SOURCE_LIB_SOURCES} fpga_buffer_monitor.cc)
set(OPT_SIGNAL_SOURCE_LIB_HEADERS ${OPT_SIGNAL_SOURCE_LIB_HEADERS} fpga_buffer_monitor.h) set(OPT_SIGNAL_SOURCE_LIB_HEADERS ${OPT_SIGNAL_SOURCE_LIB_HEADERS} fpga_buffer_monitor.h)
endif() endif()
@ -123,7 +123,7 @@ if(ENABLE_FMCOMMS2 OR ENABLE_AD9361 OR ENABLE_PLUTOSDR)
endif() endif()
endif() endif()
if(ENABLE_FPGA) if(ENABLE_FPGA OR ENABLE_AD9361)
target_link_libraries(signal_source_libs target_link_libraries(signal_source_libs
PUBLIC PUBLIC
algorithms_libs algorithms_libs

2
src/core/libs/CMakeLists.txt
View File

@ -52,7 +52,7 @@ if(ENABLE_FPGA)
) )
endif() endif()
if(ENABLE_FPGA) if(ENABLE_FPGA OR ENABLE_AD9361)
set(CORE_LIBS_SOURCES set(CORE_LIBS_SOURCES
${CORE_LIBS_SOURCES} ${CORE_LIBS_SOURCES}
uio_fpga.cc uio_fpga.cc