mirror of
https://github.com/gnss-sdr/gnss-sdr
synced 2024-12-15 12:40:35 +00:00
180 lines
5.8 KiB
NASM
180 lines
5.8 KiB
NASM
|
;--------------------------------------------------------
|
||
|
|
; File Created by SDCC : free open source ANSI-C Compiler
|
||
|
|
; Version 2.9.0 #5416 (Feb 3 2010) (UNIX)
|
||
|
|
; This file was generated Mon Jul 30 11:40:52 2012
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.module delay
|
||
|
|
.optsdcc -mmcs51 --model-small
|
||
|
|
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; Public variables in this module
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.globl _mdelay
|
||
|
|
.globl _udelay
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; special function registers
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area RSEG (DATA)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; special function bits
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area RSEG (DATA)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; overlayable register banks
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area REG_BANK_0 (REL,OVR,DATA)
|
||
|
|
.ds 8
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; internal ram data
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area DSEG (DATA)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; overlayable items in internal ram
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area OSEG (OVR,DATA)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; indirectly addressable internal ram data
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area ISEG (DATA)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; absolute internal ram data
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area IABS (ABS,DATA)
|
||
|
|
.area IABS (ABS,DATA)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; bit data
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area BSEG (BIT)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; paged external ram data
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area PSEG (PAG,XDATA)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; external ram data
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area XSEG (XDATA)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; absolute external ram data
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area XABS (ABS,XDATA)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; external initialized ram data
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area HOME (CODE)
|
||
|
|
.area GSINIT0 (CODE)
|
||
|
|
.area GSINIT1 (CODE)
|
||
|
|
.area GSINIT2 (CODE)
|
||
|
|
.area GSINIT3 (CODE)
|
||
|
|
.area GSINIT4 (CODE)
|
||
|
|
.area GSINIT5 (CODE)
|
||
|
|
.area GSINIT (CODE)
|
||
|
|
.area GSFINAL (CODE)
|
||
|
|
.area CSEG (CODE)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; global & static initialisations
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area HOME (CODE)
|
||
|
|
.area GSINIT (CODE)
|
||
|
|
.area GSFINAL (CODE)
|
||
|
|
.area GSINIT (CODE)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; Home
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area HOME (CODE)
|
||
|
|
.area HOME (CODE)
|
||
|
|
;--------------------------------------------------------
|
||
|
|
; code
|
||
|
|
;--------------------------------------------------------
|
||
|
|
.area CSEG (CODE)
|
||
|
|
;------------------------------------------------------------
|
||
|
|
;Allocation info for local variables in function 'udelay1'
|
||
|
|
;------------------------------------------------------------
|
||
|
|
;------------------------------------------------------------
|
||
|
|
; delay.c:27: udelay1 (void) _naked
|
||
|
|
; -----------------------------------------
|
||
|
|
; function udelay1
|
||
|
|
; -----------------------------------------
|
||
|
|
_udelay1:
|
||
|
|
; naked function: no prologue.
|
||
|
|
; delay.c:31: _endasm;
|
||
|
|
; lcall that got us here took 4 bus cycles
|
||
|
|
ret ; 4 bus cycles
|
||
|
|
|
||
|
|
; naked function: no epilogue.
|
||
|
|
;------------------------------------------------------------
|
||
|
|
;Allocation info for local variables in function 'udelay'
|
||
|
|
;------------------------------------------------------------
|
||
|
|
;usecs Allocated to registers r2
|
||
|
|
;------------------------------------------------------------
|
||
|
|
; delay.c:38: udelay (unsigned char usecs)
|
||
|
|
; -----------------------------------------
|
||
|
|
; function udelay
|
||
|
|
; -----------------------------------------
|
||
|
|
_udelay:
|
||
|
|
ar2 = 0x02
|
||
|
|
ar3 = 0x03
|
||
|
|
ar4 = 0x04
|
||
|
|
ar5 = 0x05
|
||
|
|
ar6 = 0x06
|
||
|
|
ar7 = 0x07
|
||
|
|
ar0 = 0x00
|
||
|
|
ar1 = 0x01
|
||
|
|
mov r2,dpl
|
||
|
|
; delay.c:40: do {
|
||
|
|
00101$:
|
||
|
|
; delay.c:41: udelay1 ();
|
||
|
|
lcall _udelay1
|
||
|
|
; delay.c:42: } while (--usecs != 0);
|
||
|
|
djnz r2,00101$
|
||
|
|
ret
|
||
|
|
;------------------------------------------------------------
|
||
|
|
;Allocation info for local variables in function 'mdelay1'
|
||
|
|
;------------------------------------------------------------
|
||
|
|
;------------------------------------------------------------
|
||
|
|
; delay.c:54: mdelay1 (void) _naked
|
||
|
|
; -----------------------------------------
|
||
|
|
; function mdelay1
|
||
|
|
; -----------------------------------------
|
||
|
|
_mdelay1:
|
||
|
|
; naked function: no prologue.
|
||
|
|
; delay.c:65: _endasm;
|
||
|
|
|
||
|
|
mov dptr,#(-1200 & 0xffff)
|
||
|
|
002$:
|
||
|
|
inc dptr ; 3 bus cycles
|
||
|
|
mov a, dpl ; 2 bus cycles
|
||
|
|
orl a, dph ; 2 bus cycles
|
||
|
|
jnz 002$ ; 3 bus cycles
|
||
|
|
|
||
|
|
ret
|
||
|
|
|
||
|
|
; naked function: no epilogue.
|
||
|
|
;------------------------------------------------------------
|
||
|
|
;Allocation info for local variables in function 'mdelay'
|
||
|
|
;------------------------------------------------------------
|
||
|
|
;msecs Allocated to registers r2 r3
|
||
|
|
;------------------------------------------------------------
|
||
|
|
; delay.c:69: mdelay (unsigned int msecs)
|
||
|
|
; -----------------------------------------
|
||
|
|
; function mdelay
|
||
|
|
; -----------------------------------------
|
||
|
|
_mdelay:
|
||
|
|
mov r2,dpl
|
||
|
|
mov r3,dph
|
||
|
|
; delay.c:71: do {
|
||
|
|
00101$:
|
||
|
|
; delay.c:72: mdelay1 ();
|
||
|
|
lcall _mdelay1
|
||
|
|
; delay.c:73: } while (--msecs != 0);
|
||
|
|
dec r2
|
||
|
|
cjne r2,#0xff,00108$
|
||
|
|
dec r3
|
||
|
|
00108$:
|
||
|
|
mov a,r2
|
||
|
|
orl a,r3
|
||
|
|
jnz 00101$
|
||
|
|
ret
|
||
|
|
.area CSEG (CODE)
|
||
|
|
.area CONST (CODE)
|
||
|
|
.area CABS (ABS,CODE)
|