mirror of
https://github.com/gnss-sdr/gnss-sdr
synced 2024-07-03 10:23:14 +00:00
98 lines
2.9 KiB
C++
98 lines
2.9 KiB
C++
/*!
|
|
* \file dll_pll_conf.h
|
|
* \brief Class that contains all the configuration parameters for generic tracking block based on a DLL and a PLL.
|
|
* \author Javier Arribas, 2018. jarribas(at)cttc.es
|
|
*
|
|
* Class that contains all the configuration parameters for generic tracking block based on a DLL and a PLL.
|
|
*
|
|
* -------------------------------------------------------------------------
|
|
*
|
|
* Copyright (C) 2010-2018 (see AUTHORS file for a list of contributors)
|
|
*
|
|
* GNSS-SDR is a software defined Global Navigation
|
|
* Satellite Systems receiver
|
|
*
|
|
* This file is part of GNSS-SDR.
|
|
*
|
|
* GNSS-SDR is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* GNSS-SDR is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with GNSS-SDR. If not, see <https://www.gnu.org/licenses/>.
|
|
*
|
|
* -------------------------------------------------------------------------
|
|
*/
|
|
|
|
#ifndef GNSS_SDR_DLL_PLL_CONF_FPGA_H_
|
|
#define GNSS_SDR_DLL_PLL_CONF_FPGA_H_
|
|
|
|
#include <string>
|
|
|
|
class Dll_Pll_Conf_Fpga
|
|
{
|
|
private:
|
|
public:
|
|
// /* DLL/PLL tracking configuration */
|
|
// double fs_in;
|
|
// unsigned int vector_length;
|
|
// bool dump;
|
|
// std::string dump_filename;
|
|
// float pll_bw_hz;
|
|
// float dll_bw_hz;
|
|
// float pll_bw_narrow_hz;
|
|
// float dll_bw_narrow_hz;
|
|
// float early_late_space_chips;
|
|
// float very_early_late_space_chips;
|
|
// float early_late_space_narrow_chips;
|
|
// float very_early_late_space_narrow_chips;
|
|
// int extend_correlation_symbols;
|
|
// int cn0_samples;
|
|
// int carrier_lock_det_mav_samples;
|
|
// int cn0_min;
|
|
// int max_lock_fail;
|
|
// double carrier_lock_th;
|
|
// bool track_pilot;
|
|
// char system;
|
|
// char signal[3];
|
|
|
|
/* DLL/PLL tracking configuration */
|
|
double fs_in;
|
|
unsigned int vector_length;
|
|
bool dump;
|
|
std::string dump_filename;
|
|
float pll_bw_hz;
|
|
float dll_bw_hz;
|
|
float pll_bw_narrow_hz;
|
|
float dll_bw_narrow_hz;
|
|
float early_late_space_chips;
|
|
float very_early_late_space_chips;
|
|
float early_late_space_narrow_chips;
|
|
float very_early_late_space_narrow_chips;
|
|
int extend_correlation_symbols;
|
|
int cn0_samples;
|
|
int cn0_min;
|
|
int max_lock_fail;
|
|
double carrier_lock_th;
|
|
bool track_pilot;
|
|
char system;
|
|
char signal[3];
|
|
std::string device_name;
|
|
unsigned int device_base;
|
|
unsigned int multicorr_type;
|
|
unsigned int code_length_chips;
|
|
unsigned int code_samples_per_chip;
|
|
int* ca_codes;
|
|
int* data_codes;
|
|
|
|
Dll_Pll_Conf_Fpga();
|
|
};
|
|
|
|
#endif
|