mirrors/gnss-sdr
1
0
Fork 0
mirror of https://github.com/gnss-sdr/gnss-sdr synced 2025-10-25 04:27:39 +00:00
Code Issues Releases Wiki Activity
Files
b8decef94d1bff7143a4f0e8816a07fde145dc34
gnss-sdr/src/algorithms/signal_source/libs
History
Javier Arribas b8decef94d Merge with next
2022-12-12 15:30:30 +01:00
..
ad936x_iio_custom.cc
Update ad936x iio custom lib
2022-09-22 15:15:07 +02:00
ad936x_iio_custom.h
Adding ad936x custom source optional interchannel delay compensation
2022-09-13 17:34:23 +02:00
ad936x_iio_samples.cc
Merge with next and adding full suport for custom AD936x sample sizes and dual frequency modes with external mixer board
2022-08-29 11:49:55 +02:00
ad936x_iio_samples.h
Merge with next and adding full suport for custom AD936x sample sizes and dual frequency modes with external mixer board
2022-08-29 11:49:55 +02:00
ad9361_manager.cc
Apply clang-tidy
2022-05-31 07:34:12 +02:00
ad9361_manager.h
make the ad9361_manager functions flexible to allow the use of two AD9361 devices when using the FPGA.
2022-05-13 18:12:25 +02:00
CMakeLists.txt
Merge with next
2022-12-12 15:30:30 +01:00
fpga_buffer_monitor.cc
Use ofstream instead of ifstream where appropriate
2022-12-11 13:31:24 +01:00
fpga_buffer_monitor.h
set the FPGA page size to 0x1000 for compatibility with the FPGA IP cores compiled for the ZynqMP
2022-04-19 15:53:00 +02:00
fpga_dma-proxy.cc
use separate files for the Xilinx DMA-proxy and the ezdma drivers
2022-12-05 19:18:31 +01:00
fpga_dma-proxy.h
Fix formatting
2022-12-05 20:42:42 +01:00
fpga_dynamic_bit_selection.cc
Initialize the dynamic bit selection shift register
2021-11-15 12:47:33 +01:00
fpga_dynamic_bit_selection.h
set the FPGA page size to 0x1000 for compatibility with the FPGA IP cores compiled for the ZynqMP
2022-04-19 15:53:00 +02:00
fpga_ezdma.cc
use separate files for the Xilinx DMA-proxy and the ezdma drivers
2022-12-05 19:18:31 +01:00
fpga_ezdma.h
use separate files for the Xilinx DMA-proxy and the ezdma drivers
2022-12-05 19:18:31 +01:00
fpga_switch.cc
Apply more concise file header format
2020-12-30 13:35:06 +01:00
fpga_switch.h
set the FPGA page size to 0x1000 for compatibility with the FPGA IP cores compiled for the ZynqMP
2022-04-19 15:53:00 +02:00
gnss_sdr_timestamp.cc
Adding timestamp capability to four bits signal source
2022-05-23 12:30:12 +02:00
gnss_sdr_timestamp.h
Adding timestamp capability to four bits signal source
2022-05-23 12:30:12 +02:00
gnss_sdr_valve.cc
Prefer initialization to assignment in constructors
2021-12-14 12:59:35 +01:00
gnss_sdr_valve.h
Apply more concise file header format
2020-12-30 13:35:06 +01:00
pps_samplestamp.h
Adding new Ad936x custom signal source, initial commit, experimental
2022-08-14 12:10:59 +02:00
ppstcprx.cc
Adding new Ad936x custom signal source, initial commit, experimental
2022-08-14 12:10:59 +02:00
ppstcprx.h
Adding new Ad936x custom signal source, initial commit, experimental
2022-08-14 12:10:59 +02:00
rtl_tcp_commands.cc
Fix error handling issues detected by Coverity Scan 2020.09
2021-01-25 13:35:47 +01:00
rtl_tcp_commands.h
Apply more concise file header format
2020-12-30 13:35:06 +01:00
rtl_tcp_dongle_info.cc
Remove unused declaration
2022-06-28 17:34:22 +02:00
rtl_tcp_dongle_info.h
Apply more concise file header format
2020-12-30 13:35:06 +01:00